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I. INTRODUCTION
Very large-scale-integration (VLSI) designs experience an increase of system performance variation due to the increased manufacturing and system runtime variabilities, including lithographic, chemicalmechanical-planarization process related, and dopant variations during manufacturing process, and supply voltage and temperature variations during system runtime. Consequently, the VLSI performance verification moves away from the traditional overpessimistic case analysis and explicitly addresses this increased variability. Statistical static timing analysis (SSTA) computes signal arrival time distributions at each pin (in block-based SSTA [1] , [22] ) or along each path (in path-based SSTA [14] , [15] ) and provides "timing yields" or probabilities for a chip to meet its timing requirements.
Statistical-timing-analysis accuracy has been significantly improved by including more variation sources into account. For example, a gate delay undergoes significant deviation when multiple inputs of the gate are switching at the same time. Neglecting this multiple-input switching effect could underestimate the mean delay of a gate by up to 20% and overestimate the standard deviation of a gate delay by up to 26% [2] .
In this paper, we propose statistical timing analysis in the presence of signal-integrity effects, by taking into account an equally significant source of variation in statistical timing analysis, i.e., the effect of crosstalk aggressor signal alignment on signal propagation delay of a victim interconnect and its driver gate (Fig. 1) . A crosstalk aggressor signal transition injects a noise into a victim net and causes the following: 1) interconnect-delay variation [6] and 2) driver gatedelay variation [19] . Such signal-integrity effects have been taken into consideration in traditional deterministic timing analysis, and they must also be taken into consideration in statistical timing analysis. This paper is the first in proposing an analytical statistical delay-calculation method which takes the signal-integrity effects into account.
We organize the rest of this paper as follows. We present the statistical timing analysis in the presence of signal integrity in Section I. We discuss runtime complexity, efficiency-improvement techniques, and other implementation issues in Section II. We present our experimental results in Section III, then conclude in Section IV.
II. THEORY

A. Problem Formulation
Several signal-integrity effects have significant impacts on signal propagation delay in a nanometer-scale VLSI design. In this paper, we take into account the effect of crosstalk aggressor signal alignment on the interconnect and gate delays in statistical timing analysis and consider the following problem. 3) statistical process parameter variations for the interconnects and their driver gates. Algorithm 1 gives our proposed statistical timing analysis in the presence of signal-integrity effects. We present the details of each step as follows. 
B. Process Variation Extraction
A signal arrival time in the nanometer-scale VLSI designs is affected by a number of correlated variational parameters, including interdie, intradie (location dependent), and purely random variations [12] . Such parameter variabilities can be extracted from a manufacturing process and reduced to a minimum set of uncorrelated standard Gaussian random variables by applying principle component analysis (PCA) [4] , [12] , [20] . A signal arrival time x in a nanometer VLSI design can then be approximated in a polynomial function of such random variables [7] as follows:
C. Performance Characterization
To enable statistical propagation of signal arrival times across a coupled interconnect and its driver gate, we establish a functional relationship between an interconnect (its driver gate) delay and a crosstalk aggressor signal alignment. This is achieved by performing the deterministic delay calculation for a set of "sampled" crosstalk aggressor signal alignments and extracting a (piecewise polyno- mial) function based on the sampling data. Such a characterization method is common, e.g., in analog design analysis and optimization which is known as the "training" process to establish functional relationships among variables [21] . We apply SPICE simulation for the most accurate delay-calculation results, while the interconnect model order reduction [13] and the voltage-controlled current sourcebased gate modeling [5] techniques can be applied for an efficiency improvement without significant accuracy loss. Fig. 2 shows an interconnect delay as a function of crosstalk aggressor signal alignment (similar is a gate delay). We observe that the effect of crosstalk aggressor signal alignment on an interconnect (driver gate) delay is more complex than the traditional timing-window model. A timing window is the time frame bounded by the earliest and the latest signal arrival times of a net. The traditional point of view states that crosstalk effect takes place in a timing window, i.e., the victim-net interconnect (driver gate) delay is a pulse function of the crosstalk aggressor signal alignment. Instead, we observe a more complex function, i.e., the crosstalk effect increases gradually as the crosstalk aggressor and victim signals are aligned to each other.
We apply (least mean-square) regression and approximate the victim-net interconnect (driver gate) delay as a piecewise quadratic function as follows (where d 1 = d 2 for the interconnect delay):
D. Probabilistic Symbolic Analysis
Traditional statistical-timing-analysis approaches compute moments (e.g., means, standard deviations, skewnesses, etc.) and correlations of signal arrival times in a design. It is critical to include the correlations in these statistical-timing-analysis approaches to achieve meaningful and accurate estimation results. However, complexity arises in addressing an increasingly large degree of correlations, e.g., for n random variables, O(n 2 ) first-order correlations, and much more higher order correlations are needed to compute the exact probabilities. Truncating higher order correlations gives accuracy-efficiency tradeoff.
Alternative to moments and correlation computation, signal arrival times in a design can be computed symbolically, e.g., in closed-form expressions of variational parameters, such that their probabilistic distributions are accessible by, e.g., Monte Carlo simulation without the need of correlation computation. Such techniques include polynomial computation [7] , affine arithmetics [11] , probabilistic interval analysis [17] , etc., where variational delays are computed by either the derivation of closed-form formulas [11] , [17] or by sampling analysis and regression [7] - [9] . We call these methods as the probabilistic symbolic analysis approaches.
Next, we present the closed-form formulas for statistical signal arrival time computation which takes constant time, giving an improved efficiency compared with the Monte Carlo simulation.
E. Statistical Delay Calculation in the Presence of Signal-Integrity Effects
Given the input arrival timing variations in closed-form formulas of random variables and the functional relationship between the output and the input signal arrival times, we rewrite Problem 1 as follows.
Problem 2: PDF Propagation: Find the probability density function (pdf) of y 1 given the following:
The output y 1 stands for the signal arrival time distribution at one of the outputs of the coupled interconnect system. The random variables x include variational process parameters, e.g., gate length and threshold voltage for the driver gates and interconnect widths and spacings for the load interconnects, and previous stage variations which give the input signal arrival time variations. The piecewise polynomial function combines the process variation extraction and the performance characterization results.
We partition the variable space of the function y 1 = f ( x) into regions R i ∈ R, in which, within each region, the output y 1 has a consistent polynomial representation f R i . We compute the conditional probabilities for the output y 1 for each region as follows:
For each y 1 = τ , its occurrence probability is given by the joint pdf P ( x) of x to satisfy y 1 = f ( x) = τ . To guarantee y 1 = τ , we perform integration on k − 1 dimensions, while the last variable x k is given by the inverse function
. Such an analytical inverse function x k is available for any order-d polynomial approximation, where d ≤ 4.
For example [8] , [9] , considering a piecewise quadratic approximation (2) of an output signal arrival time of two coupled interconnects, the pdf of the output signal arrival time is given by
For the input signal arrival times in the uncorrelated Gaussian distributions (i.e., in the linear representation of uncorrelated Gaussian random variables), the crosstalk aggressor signal alignment x = x 2 − x 1 is also in a Gaussian distribution:
where
The conditional probability distributions of the input signal alignment x for each input signal arrival time x 1 have different means, but the same variance
Substituting the pdfs P (x 1 ) and P (x |x 1 ) in (5) to (4) gives
From here, we can do the following: 1) compute the moments of the output signal arrival time and the correlations between the output signal arrival time and the other signal arrival times or 2) apply symbolic analysis and proceed to the next stage of the circuit.
III. IMPLEMENTATION
Our proposed method takes O(N ) time for the performance characterization for the N sampled crosstalk alignment configurations. For each crosstalk alignment sample, we compute the output signal arrival time by either SPICE simulation or gate modeling and the interconnect model order reduction-based delay-calculation techniques [13] . Regression takes O(N ) time. Statistical delay calculation for the coupled interconnect system takes constant time once the closed-form formulas are present.
Given the process variation extraction results, the overall runtime is dominated by the number of crosstalk alignment configurations in performance characterization, which is given by N = O( i=n m i )(N = O( i=n m i )) for n crosstalk aggressors, each with m i sampling alignments, when additivity cannot (can) be applied. For each crosstalk aggressor, the number of sampling alignments m i = MIN(t 3 − t 0 , 6σ )/l is given by the smaller: 1) t 3 − t 0 the time frame within which an aggressor signal transition makes a difference on the victim-net driver gate delay and 2) the 6σ s of the crosstalk alignment (which can be based on the input signal "timing windows"), for a given time step l between the sampling crosstalk alignments.
We achieve an improved efficiency by applying PCA to reduce the random variables to a minimum set of uncorrelated random variables. Having the uncorrelated random variables significantly simplifies statistical computation. Of the uncorrelated random variables x, the joint pdf is given by the product of each individual random variable's pdf P ( x) = i P (x i ), and the sum of uncorrelated random variables x has its mean and variance given by µ
We also improve efficiency by applying superposition for the effects of different variation sources on the interconnect-delay variation, due to the linearity of an R(L)C interconnect. For the gate-delay variations to which superposition finds limited application, we can leverage with the existing characterization and data-mining techniques, e.g., adaptive regression which prioritizes the sampling space [10] .
Our proposed statistical delay calculation in the presence of signalintegrity effects can be implemented in a statistical timing analyzer, which goes through an iteration of pessimism reduction and estimation refinement, as is in the traditional deterministic STA in the presence of signal-integrity effects. A pessimistic distribution can be assumed initially and refined later during the iteration.
IV. EXPERIMENTS
We have applied our method in [8] and [9] to a variety of input signal transition times ranging from 10, 20, 50, to 100 ps and input signal alignment ranging from 50, 100, to 200 ps. To cover the different technology nodes, our test cases include 16× inverters which drive the following: 1) a pair of 1000-µm-coupled global interconnects in 70-nm technology given by BPTM [3] and 2) a pair of coupled interconnects which are extracted from a 130-nm industry design with 451 resistors and 1637 ground and coupling capacitors.
We sample the crosstalk aggressor signal alignment for every 2 ps and apply the SPICE simulation for the functional relationship between the interconnect (gate) delay and the crosstalk aggressor signal alignment. The SPICE outputs (Fig. 2 and similar figures for gate delay) verify the accuracy of our proposed piecewise-quadratic approximation.
In [8] and [9] , we have compared the proposed statistical-timinganalysis technique in the presence of signal-integrity effects with 1000 SPICE Monte Carlo simulation runs for the interconnect (driver gate) delay and the output signal arrival time variations. We include the crosstalk aggressor signal alignment variation in a Gaussian distribution of 10-, 50-, 100-, or 200-ps standard deviation and −10-, 0-, or 10-ps mean. We bring into account the effects of manufacturing process variations on the interconnect and gate-delay variations, such effects differ with different crosstalk aggressor signal alignments. As an example, we assume a 100% width correlation among local wire segments [16] and compute the interconnect resistances and capacitances using the closed-form formulas [3] for normally distributed wire widths in the SPICE Monte Carlo simulation. We consider a gate-length variation in a normal distribution of which 3σ is 15% of the minimum gate length [2] .
We compare with the statistical driver gate delay calculation without statistical crosstalk consideration, in which case, the best practice is to assume a unit Miller factor by grounding all coupling capacitors. We observe that, without statistical crosstalk consideration, assuming a unit Miller factor results in up to 159.4% (114.65%) mismatch in mean driver gate delay and up to 147.4% (71.26%) underestimate in the standard deviation of driver gate (interconnect) delay [8] , [9] .
We also observe that over a variety of technology nodes, input signal transition times and arrival time deviations, our method gives the means and the standard deviations of the gate (interconnect) output signal arrival times within 2.57% (2.09%) and 3.86% (3.38%) of SPICE Monte Carlo simulation results, respectively [8] , [9] .
V. CONCLUSION
We propose a statistical timing analysis in the presence of signalintegrity effects. We study the interconnect and gate-delay variations that are induced by crosstalk aggressor signal alignment, i.e., signal arrival time difference at coupled interconnects. This is a significant source of variation, which must be taken into consideration in the statistical timing analysis. We present the closed-form formulas for the probabilistic gate delay calculation based on the deterministic delay calculation for sampling crosstalk alignment configurations. After sampling delay calculation, the probabilistic delay calculation and updating take constant time. Experimental results reported in [8] and [9] based on the 1000-µm global interconnect structures in BPTM 70-nm technology and industry designs in 130-nm technology verify our method. These results show within 1.28% (3.38%) mismatch for the interconnect output signal arrival time means (standard variations) and within 2.57% (3.86%) mismatch for the gate output signal arrival time means (standard variations) compared with the SPICE Monte Carlo simulation results. On the other hand, lack of statistical crosstalk alignment consideration could lead up to 114.65% (71.26%) differences in interconnect-delay means (standard deviations) and up to 159.4% (147.4%) differences in gate-delay means (standard variations), respectively.
